A genuine design manufacturability checker for integrated circuit designers

نویسنده

  • Philippe Hurat
چکیده

Until recently, integrated circuit design was based on the following contract between design andmanufacturing: designs are to follow a set of manufacturing-driven constraints (commonly known as ‘design rules’), and manufacturing is to meet the performance and yield targets in producing the specified design. This arrangement worked for many years until the designs of sub-100nmnodes came along, when the optical proximity effects started to affect systematic and parametric yields severely, despite ever-improving resolution enhancement technique (RET) methodologies.1 As a result, design rules were not manufacturable, and several design techniques—known collectively as design for manufacturing (DFM)—were deployed to attempt to restore the contract.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design for Manufacturability in Via Programmable Gate Arrays

In the fast-paced semiconductor industry, time to market means everything. Accommodating the shortened design cycles, however, is hampered by the ever-increasing design complexity. In addition, the continual drive to achieve higher performance (speed, area, power) has fueled the introduction of new manufacturing processes. Existing integrated circuit design methodologies, such as standard-cells...

متن کامل

Yield Analysis and Optimization

ion of manufacturing constraints into a set geometric of constraints or design rules for the layout designers to follow have traditionally been foundry’s main method to ensure high probability of correct fabrication of integrated circuits. Typical design rules are constraints on width, spacing or pattern density. Origins of design rules lie various manufacturing steps such as lithography, etch,...

متن کامل

Design Guidelines towards Compact Litho-Friendly Regular cells

Integrated circuit design advances into the nanoscale era towards more compact, higher performance and lower power devices. However, the large number of transistors per die has entailed an increase of device variability due to subwavelength lithography and layout complexity impacting manufacturability. Therefore, regular designs has emerged as an alternative cell design style towards more litho...

متن کامل

New DFM Approach Abstracts AltPSM Lithography Requirements for sub-100nm IC Design Domains

Since the semiconductor industry hit the 0.18-micron generation, device feature sizes have become increasingly smaller than the wavelength of light used by available optical-lithography equipment. In this subwavelength arena, manufacturing requirements must be handled up front in the IC design stage—while changes can still be made—to enhance quality and yield. This paper defines the components ...

متن کامل

Manufacturability Aware Routing in Nanometer VLSI

This monograph surveys key research challenges and recent results of manufacturability aware routing in nanometer VLSI designs. The manufacturing challenges have their root causes from various integrated circuit (IC) manufacturing processes and steps, e.g., deep sub-wavelength lithography, random defects, via voids, chemical– mechanical polishing, and antenna effects. They may result in both fu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006